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§ 14. Development of High Speed Voltage
Drop Detector for SMES System
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Figure 1: Conceptual diagram of Si\1ES system.
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Figure 2: Diagram of high-speed voltage drop detector.
Vw
u
v
w
Output of p-q trans.
Output of p-q camp.
Vv
Vu
Input
Chikaraishi, H., Hayashi, K. (IDX), Okumura, K.
(Technova)
In these years, many industrial plants use high tech-
nology components such as factory computers or numer-
ical controlled machines. These machines are very sen-
sitive for electrical power quality and the power lines
for them must be protected any power failure. For a
small computer system, An UPS using chemical battery
is widely used to protect from power failure but its capac-
ity and power are not enough to protect large machines
and it is difficult to protect whole facilities in a plant.
Under this situation, only a computer system and im-
portant data in it are protected by UPS, therefore the
plant will shut down and restart when term power
failure such as line voltage drop is occurred.
A SMES system is more suitable to protect whole
facility from short time line voltage drop because it can
supply large stored energy and huge power output. Fig-
ure 1 shows a conceptual diagram of a SMES system.
In a normal state, the AC switch is closed and electrical
power is supplied from utility line to a load, a supercon-
ducting coil is charged and main converter is standby.
When line voltage drop is detected, the AC switch is
opened, a main converter is waked up and it supplies
power from the superconducting coil to the load. For
this SMES system, a high speed and sensitive voltage
detector is necessary.
This detector consists of two different type of volt-
age drop detect modules and they run in parallel. Figure
2 shows a diagram of this detector and figure 3 shows the
waveforms of the internal signals of detector. One of the
modules is based on a three-phase comparator. A PLL
circuit locks a phase and frequency of three-phase ref-
erence signals to line voltages. The each references and
corresponding real line voltages are compared, and volt-
age drop is detected. In this method, the distortion of
line voltage or noise may occur miss detection when the
reference signal is around zero volts. To avoid miss de-
tection, the output signal of comparator is blocked when
the reference signal is small. Another is based on a p-q
translation. The p-q translation of line voltage makes a
dc signal that is proportional to a rms value of the line
voltage. Therefore, with compare of this dc signal and
reference value, the voltage drop can be detected.
An experimental circuit of this voltage detector is
built and tested in cryogenic laboratory. The test results
shows that this detector satisfies required specifications
and it has enough stability.
Figure 3: Operation waveforms of voltage drop detec-
tion.
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